Power MOSFET

30 V, 36 A, Single N-Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Three Package Variations for Design Flexibility
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC–DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Pa	rameter	Symbol	Value	Unit	
Drain-to-Source Vo	oltage		V _{DSS}	30	V
Gate-to-Source Vo	Gate-to-Source Voltage			±20	V
Continuous Drain		$T_A = 25^{\circ}C$	۱ _D	11.6	А
Current R _{0JA} (Note 1)		T _A = 100°C		8.2	
Power Dissipation $R_{\theta JA}$ (Note 1)		$T_A = 25^{\circ}C$	PD	2.55	W
Continuous Drain		T _A = 25°C	۱ _D	8.5	А
Current R _{0JA} (Note 2)	Steady State	T _A = 100°C		6.0	
Power Dissipation $R_{\theta JA}$ (Note 2)	Sidle	$T_A = 25^{\circ}C$	PD	1.38	W
Continuous Drain		$T_{C} = 25^{\circ}C$	Ι _D	36	А
Current R _{θJC} (Note 1)		T _C = 100°C		25	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	PD	24.6	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	130	A
Current Limited by F	Package	$T_A = 25^{\circ}C$	I _{DmaxPkg}	38	А
Operating Junction a Temperature	Operating Junction and Storage Temperature			–55 to +175	°C
Source Current (Body Diode)			I _S	22	А
Drain to Source dV/dt			dV/dt	6.0	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 24 V, V _{GS} = 10 V, I _L = 15 A _{pk} , L = 0.1 mH, R _G = 25 Ω)			EAS	11	mJ
Lead Temperature for (1/8" from case for 1		g Purposes	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	11 mΩ @ 10 V	36 A
	21 mΩ @ 4.5 V	50 A









А	= Assembly Location
Υ	= Year
WW	= Work Week
4970N	= Device Code

= Pb-Free Package G

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ extsf{ heta}JC}$	6.1	°C/W
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	4.3	
Junction-to-Ambient - Steady State (Note 3)	R_{\thetaJA}	58.9	
Junction-to-Ambient - Steady State (Note 4)	R_{\thetaJA}	108.9	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Test Conc	lition	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 V, I_D = 250 \mu A$		30			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				17		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$			1.0		
		$V_{DS} = 24 V$	T _J = 125°C			10	μΑ	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	_S = ±20 V			±100	nA	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μA	1.5	1.9	2.5	V	
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.5		mV/°C	
Drain-to-Source On Resistance	$R_{DS(on)} = 10 \text{ V} \qquad I_D = 30 \text{ A}$		I _D = 30 A		8.3	11		
			I _D = 15 A		8.2			
		V _{GS} = 4.5 V	I _D = 30 A		14.6	21	mΩ	
			I _D = 15 A		13.2		1	
Forward Transconductance	9fs	V _{DS} = 1.5 V,	I _D = 30 A		34		S	
CHARGES, CAPACITANCES AND GATE	RESISTANCE							
Input Capacitance	C _{ISS}				774			
Output Capacitance	C _{OSS}	$V_{GS} = 0 V, f = 1.0 M$	lHz, V _{DS} = 15 V		306		pF	
Reverse Transfer Capacitance	C _{RSS}				161			
Total Gate Charge	Q _{G(TOT)}				8.2			
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 30 A			1.5			
Gate-to-Source Charge	Q _{GS}				3.0		nC	
Gate-to-Drain Charge	Q _{GD}				4.0]	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 7	15 V, I _D = 30 A		15.8		nC	

SWITCHING CHARACTERISTICS (Note 6)

Turn–On Delay Time	t _{d(ON)}		10	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,	27.6	20
Turn-Off Delay Time	t _{d(OFF)}	$I_{\rm D}$ = 15 A, R _G = 3.0 Ω	12.5	ns
Fall Time	t _f		5.7	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300 \ \mu$ s, duty cycle $\leq 2\%$.

Switching characteristics are independent of operating junction temperatures.
 Assume terminal length of 110 mils.

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (Not	e 6)				•		
Turn–On Delay Time	t _{d(ON)}				6.3		
Rise Time	t _r	V _{GS} = 10 V, V _D	s = 15 V,		19.5		
Turn-Off Delay Time	t _{d(OFF)}	V _{GS} = 10 V, V _D I _D = 15 A, R _G	= 3.0 Ω		16.2		ns
Fall Time	t _f				3.7		
DRAIN-SOURCE DIODE CHARACTER	RISTICS	• •		-			
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, I_{S} = 30 A T_{J} = 25^{\circ}C T_{J} = 125^{\circ}C$			0.97	1.1	V
					0.88		V
Reverse Recovery Time	t _{RR}				19.6		
Charge Time	t _a	V _{GS} = 0 V, dIS/dt	= 100 A/μs,		10.2		ns
Discharge Time	t _b	I _S = 30	A		9.4		
Reverse Recovery Charge	Q _{RR}				7.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance (Note 7)	L _S				2.85		nH
Drain Inductance, DPAK	LD	1			0.0164		
Drain Inductance, IPAK (Note 7)	LD	T _A = 25°C			1.88		
Gate Inductance (Note 7)	L _G	1			4.9		
Gate Resistance	R _G	1			0.8	2.2	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300 \ \mu$ s, duty cycle $\leq 2\%$.

6. Switching characteristics are independent of operating junction temperatures.


7. Assume terminal length of 110 mils.

ORDERING INFORMATION


Device	Package	Shipping [†]
NTD4970NT4G	DPAK (Pb–Free)	2500 / Tape & Reel
NTD4970N-1G	IPAK (Pb–Free)	75 Units / Rail
NTD4970N-35G	IPAK Trimmed Lead (Pb-Free)	75 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES



PACKAGE DIMENSIONS


DPAK (SINGLE GUAGE) CASE 369AA **ISSUE B**



NOTES:

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS DAND E ARE DETERMINED AT THE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
с	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	




STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD CASE 369AC ISSUE O



NOTES: DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

CONTROLLING DIMENSION: INCH. SEATING PLANE IS ON TOP OF DAMBAR POSITION.
 DIMENSION A DOES NOT INCLUDE

DAMBAR POSITION OR MOLD GATE.

	INC	HES	MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.043	0.94	1.09
G	0.090 BSC		2.29	BSC
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.134	0.142	3.40	3.60
R	0.180	0.215	4.57	5.46
٧	0.035	0.050	0.89	1.27
W	0.000	0.010	0.000	0.25

С в ٧ Ε R 4 S 2 3 -T-SEATING .1 н D 3 PL ⊕ 0.13 (0.005) ∭ T G 🖛



z

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090) BSC	2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
۷	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

STYLE 2: PIN 1. GATE

2 DRAIN SOURCE 3. DRAIN

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.dt. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different application and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical expents. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body or other application is rejustrain life or surgical intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD4970N/D