## NCS6415

## Bus-Controlled Video Matrix Switch

## Description

The main function of the NCS6415 is to switch 8 video input sources to the 6 outputs.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs.

All switching possibilities are controlled through the $\mathrm{I}^{2} \mathrm{C}$ bus.

## Features

- Cascadable with another NCS6415 (Internal Address can be changed by Pin 7 Voltage)
- 8 Inputs (CVBS, RGB, Chroma, ...)
- 6 Outputs with Low Impedance Driver
- Possibility of Chroma Signal for each Input by Switching off the Clamp with an External Resistor Bridge
- Bus Controlled
- 6.5 dB Gain between any Input and Output
- -45 dB Crosstalk at 5 MHz
- Compatible with TEA6415C
- Full ESD Protection
- These are $\mathrm{Pb}-$ Free Devices

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

*For additional marking information, refer to Application Note AND8002/D.


ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCS6415DWG | SO-20 <br> $($ Pb-Free $)$ | 38 Units / Rail |
| NCS6415DWR2G | SO-20 <br> (Pb-Free) | $1000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. Block Diagram

The main function of the NCS6415 is to switch 8 video input sources to the 6 outputs.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs. The lowest level of each signal is aligned on each input (bottom of sync pulse for CVBS or Black Level for RGB signals).

The nominal gain between any input and output is 6 dB . For Chroma signals, the alignment is switched off by forcing, with an external 5' VDCresistor bridge on the input.

Each input can be used as a normal input or as a Chroma input (with external resistor bridge). All the switching possibilities are changed through the $\mathrm{I}^{2} \mathrm{C}$ bus.

The switches configuration is defined by words of 16 bits: one word of 16 bits for each output channel.

So, 6 words of 16 bits are necessary to determine the starting configuration upon power-on (power supply: 0 to 10 V ). But a new configuration needs only the words of the changed output channels. Driving a $75 \Omega$ load requires an external transistor.

## NCS6415

Table 1. ATTRIBUTES

| Characteristics |  |
| :--- | :---: |
| ESDHuman Body Model <br> Machine Model | Value |
| Moisture Sensitivity (Note 1) | 4 kV |
| 400 V |  |
| Flammability Rating $\quad$ Oxygen Index: 28 to 34 | Level 3 |

1. For additional information, see Application Note AND8003/D

Table 2. MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 12 | V |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction-to-Air | $\theta_{\mathrm{JA}}$ |  |  |
| 30 to 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. DC \& AC Characteristics $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 8 | 10 | 11 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current (No Load) | 20 | 30 | 40 | mA |

INPUTS

|  | Signal Amplitude (CVBS signal) (Note 2) |  | 1.5 | 2 | $\mathrm{~V}_{\mathrm{PP}}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | Input Current (per output connected, $\left.\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}_{\mathrm{DC}}\right)$ | 1 | 3 | $\mu \mathrm{~A}$ |  |
|  | DC Level |  | 3.3 | 3.6 | 3.9 |
|  | DC Level Shift $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ | V |  |  |  |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  | 5 | 100 | mV |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance |  | 1 |  | $\mathrm{M} \Omega$ |

OUTPUTS

|  | Dynamic ( $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}_{\mathrm{PP}}$ ) |  |  | 5 |  | $\mathrm{V}_{\mathrm{PP}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output Impedance (Note 2) |  |  | 25 | 50 | $\Omega$ |
| $A_{V}$ | Gain (Note 2) |  | 6 | 6.5 | 7 | dB |
| BW | Bandwidth (Note 2) <br> -1 dB Attenuation <br> -3 dB Attenuation |  | 7 | $\begin{aligned} & 15 \\ & 20 \end{aligned}$ |  | MHz |
|  | 0.1 dB Gain Flatness (Note 2) |  | 6 |  |  | MHz |
|  | Crosstalk | $\begin{aligned} \mathrm{f}=3.58 \mathrm{MHz} \\ \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & \hline-48 \\ & -45 \end{aligned}$ |  | dB |
|  | DC Level |  | 2.4 | 2.75 | 3.1 | V |

$I^{2} \mathrm{C}$ BUS INPUT: DATA, CLOCK AND PROG

|  | Threshold Voltage | 1.5 | 2 | 3 |
| :--- | :--- | :--- | :--- | :--- |

2. Guaranteed by design and/or characterization.

Table 4. $\mathrm{I}^{2} \mathrm{C}$ Bus Characteristics

| Symbol | Parameter | Test Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |

SCL

| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  | -0.3 | +1.5 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 3.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{f}_{\mathrm{SCL}}$ | Clock Frequency (Note 3) |  | 0 | 100 | kHz |
| $\mathrm{t}_{\mathrm{R}}$ | Input Rise Time (Note 3) | 1.5 V to 3 V |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input Fall Time (Note 3) | 3 V to 1.5 V |  | 300 | ns |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance (Note 3) |  |  | 10 | pF |

SDA

| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  | -0.3 | +1.5 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 3.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mathrm{\mu A}$ |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance (Note 3) |  |  | 10 | pF |
| $\mathrm{t}_{\mathrm{R}}$ | Input Rise Time (Note 3) | 1.5 V to 3 V |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input Fall Time (Note 3) | 3 V to 1.5 V |  | 300 | ns |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{loL}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time (Note 3) | 3 V to 1.5 V |  | 250 | ns |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance |  |  | 400 | pF |

TIMING

| $\mathrm{t}_{\text {LOW }}$ | Clock Low Period (Note 4) |  | 4.7 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HIGH }}$ | Clock High Period (Note 4) |  | 4.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {SU,DAT }}$ | Data Setup Time (Note 4) |  | 250 |  | ns |
| $\mathrm{t}_{\text {HD,DAT }}$ | Data Hold Time (Note 4) |  | 0 | 340 | ns |
| $\mathrm{t}_{\text {SU,STO }}$ | Setup Time from Clock High to Stop (Note 4) |  | 4.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {BUF }}$ | Start Setup Time following a Stop (Note 4) |  | 4.7 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {HD,STA }}$ | Start Hold Time (Note 4) | 4.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {SU,STA }}$ | Start Setup Time following Clock Low to High Transition <br> (Note 4) |  | 4.7 |  | $\mu \mathrm{~s}$ |

3. Guaranteed by design and/or characterization.
4. Functionality guaranteed by design and/or characterization.

## $\mathbf{I}^{2} \mathrm{C}$ Bus Selections

The $I^{2} \mathrm{C}$ chip address is defined by the first byte. The second byte defines the input/output configuration.

Table 5. CHIP ADDRESS BYTE (1 ${ }^{\text {ST }}$ BYTE OF TRANSMISSION)

| HEX | BINARY | Comment |
| :---: | :---: | :--- |
| 86 | 10000110 | When PROG pin is connected to Ground |
| 06 | 00000110 | When PROG pin is connected to $V_{\text {CC }}$ |

Input/Output Selection Byte ( $2^{\text {nd }}$ byte of transmission)

Table 6. $I^{2} \mathrm{C}$ BUS OUTPUT SELECTIONS

| Output Address (MSB) | Input Address (LSB) | Selected Output |  |
| :---: | :---: | :---: | :---: |
| 00000 | XXX | Pin 18 | Output is selected by the 5 MSBs. |
| 00100 | XXX | Pin 14 |  |
| 00010 | XXX | Pin 16 |  |
| 00110 | - | Not Used |  |
| 00001 | XXX | Pin 17 |  |
| 00101 | XXX | Pin 13 |  |
| 00011 | XXX | Pin 15 |  |
| 00111 | - | Not Used |  |

Table 7. ${ }^{2} \mathrm{C}$ BUS INPUT SELECTIONS

| Output Address (MSB) | Input Address (LSB) | Selected Input |  |
| :---: | :---: | :---: | :---: |
| $00 X X X$ | 000 | Pin 5 | Input is selected by the 3 LSBs. |
| $00 X X X$ | 100 | Pin 8 |  |
| $00 X X X$ | 010 | Pin 3 |  |
| $00 X X X$ | 110 | Pin 20 |  |
| $00 X X X$ | 001 | Pin 6 |  |
| $00 X X X$ | 101 | Pin 10 |  |
| $00 X X X$ | 011 | Pin 1 |  |
| $00 X X X$ | 111 | Pin 11 |  |

Example: 00100101 (Binary) or 25 (Hex) connects Pin 10 (input) to Pin 14 (output)


Figure 2. $\mathrm{I}^{2} \mathrm{C}$ Timing Diagram


Figure 3. Input Configuration


Figure 4. Output Configuration


Figure 5. Bus I/O Configuration
(Data Only)
Figure 6. $\mathrm{V}_{\mathrm{Cc}}$ Pin Configuration

## USING A SECOND NCS6415

The programming input pin (PROG) allows two NCS6415 circuits to operate in parallel and to select them independently through the $\mathrm{I}^{2} \mathrm{C}$ bus by modifying the address
byte. Consequently, the switching capabilities are doubled, or IC1 and IC2 can be cascaded (see Figure 7).


Figure 7. Cascaded NCS6415

## TYPICAL APPLICATION DIAGRAM

NCS6415 is suited for single supply system, running on a single +10 V supply. The high quality of the output stage and excellent linearity provides video signal comparable to
broadcast studio quality signals. The layout is not as critical to the design and it can be easily realized on a single sided board.


Figure 8. Typical Application Diagram


Figure 9. Typical Application Circuit

## PACKAGE DIMENSIONS

SO-20 WB
CASE 751D-05
ISSUE G


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE PROTRUSION
SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| $\mathbf{E}$ | 7.40 | 7.60 |
| $\mathbf{e}$ | 1.27 BSC |  |
| $\mathbf{H}$ | 10.05 | 10.55 |
| $\mathbf{h}$ | 0.25 | 0.75 |
| $\mathbf{L}$ | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

ON Semiconductor and (ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: _Order Literature: http://www.onsemi.com/orderlit Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative

